JPH0445066Y2 - - Google Patents
Info
- Publication number
- JPH0445066Y2 JPH0445066Y2 JP1985130096U JP13009685U JPH0445066Y2 JP H0445066 Y2 JPH0445066 Y2 JP H0445066Y2 JP 1985130096 U JP1985130096 U JP 1985130096U JP 13009685 U JP13009685 U JP 13009685U JP H0445066 Y2 JPH0445066 Y2 JP H0445066Y2
- Authority
- JP
- Japan
- Prior art keywords
- status
- terminal device
- host computer
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985130096U JPH0445066Y2 (en]) | 1985-08-27 | 1985-08-27 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985130096U JPH0445066Y2 (en]) | 1985-08-27 | 1985-08-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6246954U JPS6246954U (en]) | 1987-03-23 |
JPH0445066Y2 true JPH0445066Y2 (en]) | 1992-10-23 |
Family
ID=31027267
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985130096U Expired JPH0445066Y2 (en]) | 1985-08-27 | 1985-08-27 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0445066Y2 (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5466734U (en]) * | 1977-10-21 | 1979-05-11 |
-
1985
- 1985-08-27 JP JP1985130096U patent/JPH0445066Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6246954U (en]) | 1987-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4694426A (en) | Asynchronous FIFO status circuit | |
US20040008725A1 (en) | Method and an interface circuit configurable in two communication protocol modes | |
US4419737A (en) | Setting device for protective control system | |
JPS594799B2 (ja) | メモリ装置 | |
JPH0445066Y2 (en]) | ||
JPS6271685A (ja) | 印字装置 | |
SU1179349A1 (ru) | Устройство дл контрол микропрограмм | |
SU1372330A1 (ru) | Устройство дл св зи микропроцессора с внешними устройствами | |
RU2244344C2 (ru) | Устройство формирования команд управления двухпозиционными объектами | |
JPS5679360A (en) | Information read system of electronic cash register | |
JPS61815A (ja) | シ−ケンス回路の異常個所発見装置 | |
SU1456996A1 (ru) | Устройство дл контрол блоков пам ти | |
JPS5840674A (ja) | マイクロコンピュ−タの異常判定方法 | |
JPH04139552A (ja) | メモリカード | |
JP2850677B2 (ja) | Osiメッセージ合成システム | |
CN115060305A (zh) | 一种传感器、传感器状态检测设备及方法 | |
KR890001224B1 (ko) | 마이크로프로세서를 이용한 시스템에 있어서 리세트 및 데이타 보호회로 | |
JPH0633617Y2 (ja) | 開閉接点のチヤタリング防止回路 | |
JPH045742A (ja) | セントロ接続装置 | |
JPH03237523A (ja) | 磁気ディスク装置 | |
JPS6275852A (ja) | 半導体記憶装置 | |
JP2000293482A (ja) | コンピュータシステム及び同システムに於ける表示制御方法 | |
JPS5640356A (en) | Emergency reporting unit | |
JPH03276346A (ja) | メモリカード | |
JPS5845117B2 (ja) | メモリ保護方式 |